Chinese semiconductor industry

Status
Not open for further replies.

tokenanalyst

Brigadier
Registered Member

A high-precision lithography equipment of Taijing Technology has achieved another success​


  Taijing Technology's newly developed high-precision supporting equipment for lithography engineering - automatic wafer frequency modulation and selection machine, has recently made a new breakthrough. This equipment is suitable for lithography wafer frequency adjustment and sub-measurement. The mass production and quality improvement of the lithography process of the technology. The successful development of this equipment not only fills the gap in the industry, but also ensures the confidentiality of key technologies, providing a better solution for the company's ongoing large-scale production expansion.
20210527080515810.png

The equipment uses a specific spectrum to replace the original light source, and uses a new test circuit and measurement method, which greatly improves the accuracy and efficiency of the equipment. At present, the frequency adjustment accuracy of the equipment used can reach ±5PPM, the pass rate is over 98.5%, and various indicators have reached the international advanced level. Equipment research and development with independent intellectual property rights enables the company to continue to innovate. After equipment upgrades, it can process smaller 1mm series products.
20210527091557225.png

The successful development of this equipment has not only greatly improved product quality and production efficiency, but also the equipment performance advantages have been highly recognized by Japanese counterparts. At present, several sets have been delivered to a world-renowned peer, which has been highly praised by the global giant peer.
20210527091640423.png


Please, Log in or Register to view URLs content!

old news but kind of interesting

Henan Research Institute has developed a fully automatic 12 inch wafer laser graving equipment which support 5nm DBG process.

Please, Log in or Register to view URLs content!

5nm advanced process, ultra-thin wafer full cutting, TAIKO ultra-thin ring cutting... China Great Wall has made another major breakthrough in the semiconductor industry!

Recently, the Zhengzhou Rail Transit Information Technology Research Institute (hereinafter referred to as "Zhengzhou Rail Transit Institute"), a subsidiary of the Great Wall of China, has launched a fully automatic ultra-thin wafer full-cutting process based on its experience and experience in developing semiconductor laser invisible wafer cutting equipment. 12-inch wafer laser grooving equipment. In addition to the conventional laser grooving function, the equipment also supports 5nm DBG process, ultra-thin wafer full cutting function below 120 microns, fab IGBT process-end related processes and TAIKO ultra-thin ring cutting and other high-precision processes. Add another "sharp weapon" to the localized semiconductor industry chain.

Jade is not cut, not a device! It is reported that the modular design of the device can support lasers with different pulse widths (nanosecond, picosecond, femtosecond). The self-developed optical system can realize continuous adjustment of the spot width and length. With the ultra-high-precision motion control platform and other technologies, it is perfectly combined with the laser hidden cutting equipment and complements each other. , the resistivity limit, truly realizes the full compatibility of the process, which is of great help to effectively control the product breakage rate and improve the chip yield.

Looks like they are using ultra short pulse lasers to cut dies in a wafer with minimal damage the intricate delicate circuitry of smaller process nodes.
 

hvpc

Junior Member
Registered Member
Intel has spent a long time trying to shrink their transistors more with immersion DUV litho and so far it has been a failure.
One reason why TSMC is ahead of Intel right now is they went big on EUV before them while Intel gave up EUV despite being an early proponent like a decade ago. Now Intel plans to jump straight into high NA EUV from what I understand.
Intel didn't not-adopt EUV. They did purchase a few EUV in the beginning, but they did't keep pace with tsmc on EUV adoption , maybe as a result of their slow progress transitioning between one node to the next. This is why they are much behind of tsmc on number of EUV install base. Intel is doing both from what I could tell, increase EUV install base while also trying to get into HiNA EUV earlier than tsmc.
Actually, the reason for Intel's failure with 10 nm is their insistence on cobalt interconnects and contact over active gate (COAG). These are still not attempted by the TSMC. Intel tried to leapfrog everyone and paid for that.
Trying to introduce COAG at 10nm was one of the reasons Intel fell behind. But there are other contributing factors to their 'failure' too.

By the way, COAG has been implemented by tsmc starting at 5nm node already.
 

tokenanalyst

Brigadier
Registered Member
Intel didn't not-adopt EUV. They did purchase a few EUV in the beginning, but they did't keep pace with tsmc on EUV adoption , maybe as a result of their slow progress transitioning between one node to the next. This is why they are much behind of tsmc on number of EUV install base. Intel is doing both from what I could tell, increase EUV install base while also trying to get into HiNA EUV earlier than tsmc.
Kinda weird because Intel and ASML have been collaborating in EUV for sometime, they even ditch Nikon for ASML for the same reason.
Someone would expect that they are ahead of the curve in EUV adoption and usage.
 

tokenanalyst

Brigadier
Registered Member
Intel didn't not-adopt EUV. They did purchase a few EUV in the beginning, but they did't keep pace with tsmc on EUV adoption , maybe as a result of their slow progress transitioning between one node to the next. This is why they are much behind of tsmc on number of EUV install base. Intel is doing both from what I could tell, increase EUV install base while also trying to get into HiNA EUV earlier than tsmc.

Trying to introduce COAG at 10nm was one of the reasons Intel fell behind. But there are other contributing factors to their 'failure' too.

By the way, COAG has been implemented by tsmc starting at 5nm node already.
You are correct, i was confusing an article a read years ago, they didn't get involved in EUV until they got stuck, now they are trying to compensate by getting in the HighNA EUV train earlier. Absolutely wow.

Please, Log in or Register to view URLs content!
 

Quickie

Colonel
Woah!!! France do a reverse and renew ties with Huawei with orders amounting to 234 billion yuan? IF true a big FXXK You to Uncle Sam.o_O

Please, Log in or Register to view URLs content!

Please, Log in or Register to view URLs content!

Please, Log in or Register to view URLs content!


Please, Log in or Register to view URLs content!

5.7K views2 days ago

I get the feeling that this has to do with the scuttled submarine deal with Australia.

Why should France follow through on its side of a deal and end up incurring even more financial losses?
 

pbd456

Junior Member
Registered Member
Status
Not open for further replies.
Top