Their explanation of the issue is sorely lacking. From the description the article provided it sounds like an issue with the instruction decoder blocks but they left out a lot of details. Not sure if this is an issue with the RISC-V instruction set in general or with someone’s specific implementation of it.