Chinese semiconductor industry

Status
Not open for further replies.

tphuang

Lieutenant General
Staff member
Super Moderator
VIP Professional
Registered Member
Does anyone still have that particular excel table document which listed out China's updated status on the indigenizing of the semicondutor industry as of current?

I recall that table listing out all the machineries, devices, components and software required for semiconductor manufacturing on the left column, and the nanometers in the top row. In the cells, green coloured-cells means China has mastered and capable of building said machinery/device/component/software for XX nanometers of semiconductor, while yellow/brown coloured-cells means that China is still working on a workable product.
Let's not do this. China's semiconductor industry has an incentive to not let America to know where it is doing well and where it is behind. As we found out recently, they only just got all the tools they need for a full 55nm production line and it's probably going to be another year and half before they qualify for full domestic 28nm production line and then 2025 until they get to 14 or lower.

As of now, their more critical need is to find non-American tools that SMIC needs for its advanced chip production fab in SN2. It's not critical for them to go 100% domestic while they can still source from Japanese.
 

tphuang

Lieutenant General
Staff member
Super Moderator
VIP Professional
Registered Member
More from Loongson.
They signed an agreement with Henan's Yuxin electronics to provide chips which will support Henan province's digital transformation strategy.
Please, Log in or Register to view URLs content!

A good article on guancha about Loongson's progress. Obviously more rosy than it deserves probably
Please, Log in or Register to view URLs content!
日前,龙芯发布了用于服务器市场的的3D5000系列芯片,引发关注。


3D5000与3C5000属于同一代CPU,是采用Chiplet技术把两片3C5000芯片互联和封装在一起,进而获得一片32核CPU,这种方式也被称为“胶水32核”。就性能而言,龙芯3D5000的IPC接近AMD Zen2的水平,全芯片性能与同主频下的32核AMD Zen2架构CPU接近,对于大部分应用已经是够用了。


在2023年,性能更强的龙芯6000系列CPU将要问世,龙芯在IPC上与英特尔、AMD的差距将会进一步缩小,真正阻碍龙芯在市场上推广的要素将不再是CPU性能,而是软件生态。
Compares the recently launched 3D5000 to AMD Zen 2 which was launched in 2019 (so Loongson about 3 years behind). Says that the more advance 6000 series will come out in 2023 to further narrow gap with Intel/AMD
龙芯5000系列是自主CPU里程碑


2019年,龙芯3A4000四核处理器亮相。龙芯3A4000是继3A3000之后的新一代处理器。3A4000既升级了新内核GS464V,IPC大幅提升;又通过在原有28nm工艺上深入磨合优化,改进电路和物理设计方法,在制造工艺与3A3000相同的情况下,将性能提升了一倍。就3A4000的IPC而言,已经从3A3000的7/G达到了9.8/G,AMD的Zen大致也就在10/G水平,龙芯3A4000的GS464V是一款可以与第一代Zen匹敌的内核。


3A5000的内核是基于GS464V进行小改,IPC为10.6/G,采用12nm工艺,主频为2.2G至2.5G,后期流片的有2.7G主频版本,SPEC06定点成绩超过26(GCC,@2.5Ghz),这对于自主CPU而言已经是非常不错了,即便和引进的CPU相比,其定点和浮点性能仅次于海光,超过其他引进的X86和ARM CPU。
Says that 3A5000 is only behind Hygon in desktop CPU amongst domestic options and better than others (that would include Phytium and Zhaoxin here)
龙芯3A5000与龙芯3C5000、3D5000属于同一代CPU,3C5000采用LoongArch指令集,16核心单芯片unixbench分值9500以上,双精度计算能力达560GFlops,16核处理器峰值性能与典型ARM 64核处理器的峰值性能相当,并支持最高16路互连,搭配新一代龙芯7A2000桥片,PCIe吞吐带宽比上一代提升400%以上。就SPEC2006测试来看,单核定点浮点Base分均大于10/G,单芯片分值超过200。可满足通用计算、大型数据中心、云计算中心的计算需求。该处理器通过芯片级安全机制可为等保2.0、可信计算、国密算法替代、网络安全漏洞防护等提供CPU级内生支持。


3C5000最大特点是单核性能强,特别是unixbench这种看重单核和内存性能,多核加速比很低的测试,龙芯只用16核就能跑到9500,某ARM CPU即便有64核也跑不到这个成绩。从公开的数据来看,3C5000的性能在信创市场足够用了,而且16核的核心是使其部署比较灵活。
Says that the strength of 3C5000 is single core performance. It's 16 core architecture achieves better result than certain ARM CPU with 64 core (I assume this is Phytium's S2500 CPU).
龙芯3D5000则是把两个3C5000封装到一起的胶水32核芯片,集成了64MB的L3 Cache,支持最多8个DDR4-3200 DRAM,可以通过HyperTransport接口构建至多四路处理器,因此单机可以支持多达128核。在性能方面,龙芯3D5000单路和双路服务器的SPEC CPU2006 Base实测可以超过400分和800分,预计四路服务器的分值可以达到1600分。可以说,龙芯3D5000主要针对一些对性能有更高要求的场景,只要软件生态跟得上,完全可以替换掉英特尔至强CPU。
3D5000 is 2 3C5000 chiplet stacked together for 32 cores. With 4 3D5000, can reach SPEC CPU2006 score of 1600 and satisfy HPC requirement and replace Intel CPUs.
龙芯6000性能将再次飞跃

相对于一些技术引进CPU在引进海外技术后CPU IPC增长缓慢,性能提高基本依靠购买更好的EDA工具和买台积电更好的工艺。龙芯一直致力于提升CPU微结构设计水平来提升CPU的性能,没有盲目去堆核心数量。这种稳扎稳打的做法使龙芯在过去10年中IPC提升了3-4倍,在桌面CPU上成效立竿见影。 CPU的IPC在过去10年中提升了3-4倍,这使龙芯可以在制造工艺上落后技术引进的某ARM CPU一代的情况下,依然可以依靠CPU微结构设计水平做到性能持平或略优于技术引进的某ARM CPU。当龙芯与引进的某ARM CPU采用相同工艺时,龙芯可以凭借其IPC上的优势在性能上领先某ARM CPU。
Says that CPUs using imported ISA take long time to improve in IPC. Need to use better EDAs tools or have TSMC process to improve performance.
Loongson can improve IPC through improved micro architecture In the past 10 years, Loongson have improved IPC by 3 to 4 times. This allow CPU to outperform certain ARM CPU (I assume D2000 here) despite using more behind process. When using same process, Loongson can achieve performance advantage over ARM CPU (again, I assume Phytium here)
3A6000和3A5000采用相同制造工艺,龙芯依靠其设计能力把CPU性能大幅提升,主要是拉大框架,比如把4发射改成6发射等等。从此前公布的仿真成绩看,定点相对于3A5000提升30%,浮点相对于3A5000提升60%,这种提升是非常骇人的——如果仿真成绩与最终成绩相当,那么,3A6000 SPEC06单核定点Base分大于13/G,浮点Base分大于16/G,基本达到AMD Zen2水平。如果3A5000为2.5G至2.8G,那么,3A6000的 SPEC06单核定点Base分大于35,浮点将大于45。
Loongson managed to raise int calculation performance by 30% and floating point calculation by 60% from 3A5000 to 3A6000 despite using same process (by improving core design I guess)
从公开信息看,在使用相同工艺的情况下,3A6000性能比3A5000提升40%—60%,芯片面积缩小20%,12nm的3A6000对标7nm的AMD Zen2。做最保守估算,3A6000 SPEC06单核定点Base分为32分(@2.5G)至35分(@2.8G)。这个性能对于信创和日常使用而言都已经明显过剩了。


必须说明的是,仿真往往是不准确的,有的公司会高估,有的公司会低估,从龙芯这几年发布的信息看,龙芯是偏保守的,实测成绩只会比仿真成绩好,以最近流片回来的2K2000来看,实测成绩比龙芯仿真成绩高了20%至30%,这大大超乎龙芯的预期。龙芯2k2000的LA364性能基本追平ARM A76,充分展示了自主路线的发展潜力和发展活力。


3C6000是16核服务器芯片,内核是LA664,与3A6000相同。3D6000则是两片3C6000封装在一起构成32核服务器CPU,可以匹敌搭载Zen2核心的AMD EPIC。只要软件能跟上,商业市场已经没有性能短板了。


龙芯下一代7000系列CPU,进一步提升CPU核性能,IPC瞄准Zen3和12代酷睿,计划采用7nm工艺,SPEC06定点Base最保守估算是40分,届时,会有24-32核的3D7000(7nm)和48-64核3E7000(两片封装)。
3A6000 surface area shrunk by 20%. Target is Zen2 (although in other places I've seen them comparing 3A6000 to Zen3). Generally, they boast bout the new LA66A core to be used by 6000 series. 3C6000 is a 16 core CPU and 3D6000 is a stacked 3C6000.

7000 series CPU will use 7nm process -> this is quite interesting since they are basically expecting SMIC to be able to produce 7nm CPU for them by then, which would be in the 2024/2025 timeframe. They will have a 24-32 core 3D7000 and 48 to 64 core 3E7000. sounds like they are aiming to close gap further with ARM CPUs.

After that, a bunch of discussion on the advantages of chiplet.

I think the key for Loongson is getting more domestic software developers to write applications for them and to make sure it works with all the domestic OS like Harmony, Euler, Kylin & UOS so all the domestic desktops/server computers can use them. It seems to me that x86 and ARM CPU designs don't have a lot of future in China. They are a nice interim phase so that companies can move to domestic CPUs. But over longer term, China will have to produce its own CPUs and won't have access to improvement in ARM/x86 ISA, so they will have to rely on RISC-V and LoongArch which they will have continued access and also reduced instruction set architectures that have lower power consumption.
 

tokenanalyst

Brigadier
Registered Member

Zhejiang Han's Fuchuangde's annual production of 1800 sets of semiconductor wafer automatic production special equipment construction project was put into operation​


On the morning of January 12, the construction project of Zhejiang Han's Fuchuangde Technology Co., Ltd. with an annual output of 1,800 semiconductor wafer automatic production equipment was put into operation.

de0e1760c7a8c9a6eb558d1d50ff7791.jpg!a



According to reports, Zhejiang Han's Fuchuangde Technology Co., Ltd. is mainly engaged in the research and development, production, testing and sales of robots and automation equipment in the semiconductor field. In wafer transfer (SORTER/EFEM) technology, standard mechanical interface (SMIF) technology, ultra-clean mask wafer/EUV automation solution, wafer surface heat treatment process (Thermal Curing), unmanned vehicle (AGV) automatic handling, Wafer-level clean room automatic storage system and RFID logistics tracking system have the most advanced technology in China. The company has obtained 22 independent intellectual property rights, including 8 invention patents and 14 utility model patents.

188e0832eb81e884318783b3cd37ce1e.jpg!a


The total investment of this project is 1 billion yuan. In the early stage, 27,000 square meters of stock factory buildings recovered by the government will be leased to start production. It has been put into production recently and is expected to meet the regulations in the first quarter of 2023.
166b91a90cc1c4a1b1c8add9480b0776.jpg!a
 

olalavn

Senior Member
Registered Member
SUSTech makes a series of advances in the field of laser super-resolution nanofabrication

Recently, the team of Xu Shaolin, assistant professor in the Department of Mechanical and Energy Engineering at Southern University of Science and Technology, focused on the topic of "laser super-resolution nanofabrication" in the field of communication technology. Natural communication, Advanced Optical Materials, Laser & Photonics Review, Nano Letters, ACS Applied Materials & Interfaces, and more. Published a series of articles in high-level journals in the field of nanomanufacturing, including sub-laser wavelength patterned nanoproduction, laser induced periodic nanograting production, pulsed laser great elongation - production of large-scale micro-nano composites and laser-doped enhanced plasma for bulk engraving production of durable nano-cones, etc.

Please, Log in or Register to view URLs content!
 

tokenanalyst

Brigadier
Registered Member
Founded in 2010, Guilun Electronics has been focusing on the independent design and development of EDA tools. It has mastered the EDA core with international market competitiveness and independent control in the key links of device modeling and circuit simulation, two major integrated circuit manufacturing and design. Technology has formed core key tools that can support advanced process nodes such as 7nm/5nm/3nm and various semiconductor process routes such as FinFET and FD-SOI.

"The characteristic of EDA is that the higher the end, the higher its investment and value, and the growth is not linear, but super-linear. If the chip design is one node higher, its EDA investment may increase a lot at once. From this perspective, China's current overall level There is a generation gap with the international market, and it is normal for EDA investment to have a gap with the international market. Going forward, the industry must be in the middle and high end. Generally speaking, in the domestic EDA market, I think this rapid growth will continue. Probably Lun is not exactly the same as many companies. Before listing, most of our revenue came from overseas. In the past two or three years in China, our growth still relies on products.” Yang Lianfeng shared, “It is not enough to differentiate without value. Yes, it is ultimately value-oriented, and value-oriented must find applications. Therefore, we have always emphasized 'application, application, application', and we must really find out the reasons why domestic industry customers are willing to pay."

1673638474222.png

"The NanoDesigner product carries our DTCO philosophy and design methodology, integrates our superior design tools and core engines, and hopes to show the experience and practice of the R&D team participating in the international industrial chain for more than ten years through this platform and related tools. , relying on the DTCO platform to promote rapid iteration and collaborative optimization between process development and chip design, and improve the core competitiveness of products such as PPA, yield and reliability." Dr. Yang Lianfeng, director and president of Gulun Electronics, said.

Please, Log in or Register to view URLs content!
 

tokenanalyst

Brigadier
Registered Member
Hard-core products unveiled at ICCAD, Xinhuazhang empowers the digital future with agile verification

From December 26th to 27th, ICCAD, the annual event of China's IC design industry, was successfully held in Xiamen. The system-level verification EDA solution provider Xinhuazhang presented a number of self-developed innovative products this time, and brought vivid demonstrations on the spot combined with application scenarios. Among them, the newly released high-performance FPGA hardware verification system HuaPro P2E, because of its unique prototyping and The emulator dual mode attracts many engineers to stop and communicate.
Compared with traditional prototype verification tools, Xinhuazhang P2E is based on unified hardware and software tools, and efficiently integrates dual modes of prototype verification and hardware simulation, which can effectively support ultra-large hardware verification systems with hundreds of FPGAs, and can also support up to billions of FPGAs. gate design capacity, achieving a simulation rate of up to 10M in ultra-large-scale SoC design.
1673638996859.png

Agile verification accelerates system design and architecture innovation

Facing the challenges of SoC development, verification has become a key link in improving design efficiency. At the special forum on EDA and IC design innovation, Yang Ye, product and business planning director of Xinhuazhang Technology, shared the cutting-edge innovation achievements of Xinhuazhang. He pointed out, "Agile development requires the support of agile verification. The core is to perform automated and intelligent rapid iteration in each chip verification and testing environment at low cost, and to conduct system-level verification in advance. Through Unified database and efficient debugging analysis for efficient convergence of verification and test targets."
1673639026584.png
In order to meet the needs of agile development and intelligent system-level verification, Xinhuazhang has created a smart V verification platform with a unified underlying architecture, and released a variety of self-developed digital verification tools, basically establishing a complete digital verification full-process tool chain. Through innovative and integrated technology bases and collaborative verification tools, Xinhuazhang is committed to solving the three pain points of traditional verification tools "lack of compatibility, data
fragmentation, and lack of innovation in tools", so as to provide industrial users with agile and efficient customized verification Program.

This cutting-edge idea of fusion and innovation is vividly reflected in every self-developed product of Xinhuazhang. In May of this year, Xinhuazhang released the digital debugging product Zhaoxiao Fusion Debug, which integrates various advanced and complex debugging technologies. It is not only a debugging system tool that can be used independently, but also supports all products of Xinhuazhangzhi V verification platform. The universal debugging base technology. Zhaoxiao Fusion Debug adopts a completely self-developed high-performance digital waveform format, compared with mainstream commercial waveform formats, the reading and writing speed is 3 times faster.

Please, Log in or Register to view URLs content!
 

tokenanalyst

Brigadier
Registered Member

The Institute of Microelectronics, Chinese Academy of Sciences has made progress in 2T0C DRAM research​

Dynamic random access memory (DRAM) is an important branch in the field of memory. 2T0C capacitor-free DRAM based on Indium Gallium Zinc Oxide (IGZO) transistors is expected to break through the traditional 1T1C-DRAM's miniaturization limitations, high refresh rate and other issues. However, compared with the traditional 1T1C structure, 2T0C-DRAM still has many challenges.

The team of academician Liu Ming of the Key Laboratory of Microelectronics of the Institute of Microelectronics of the Chinese Academy of Sciences and the team of researcher Zhao Chao of the Institute of Superstring Storage jointly developed a new double-gate structure 2T0C-DRAM based on high-performance double-gate IGZO transistors. At the device level, the gate control capability of the device is improved by shrinking the equivalent oxide layer thickness of the gate dielectric and the thickness of the semiconductor, and the metal-semiconductor contact is further optimized to reduce the contact resistance of the device and realize a double-gate a-IGZO short trench with excellent performance channel transistor with channel length L CH =13.9 nm, subthreshold swing SS=76.8 mV/dec, I ON =1500 μA/μm @ (V DS =1V, V GS -V TH =3V). On the circuit level, a new structure of dual-gate 2T0C-DRAM is proposed. The two gate terminals of the dual-gate are used to complete data storage and read and write operation control respectively. Based on the advantages of controlling read and write at the gate terminals, the read Writing is more flexible, reading word lines can avoid IR Drop problems, and reading and writing can share a bit line. The experimentally prepared double-gate 2T0C-DRAM can achieve a retention time of more than 300 seconds and a current switch ratio of reading "1" and reading "0" greater than 100.

1673647263396.png1673647356227.png

Please, Log in or Register to view URLs content!
 
Status
Not open for further replies.
Top