Chinese semiconductor thread II

tokenanalyst

Lieutenant General
Registered Member

ESW Materials : The main structure of the third factory in Wuhan has been fully capped, accelerating the upgrading of the semiconductor silicon material industry!​


On May 24, ESW Materials (ESWEI/Yisiwei) successfully completed the main structure ("topped out") of its third factory in Wuhan, China. The massive 12.5 billion yuan project is a strategic move to capitalize on the booming AI-driven demand for semiconductors, aiming to make the company a top-three global player in the 12-inch silicon wafer market by 2030.
1779741725128.png
Located in Wuhan's East Lake High-tech Development Zone, the facility covers 190,000 square meters. At full capacity, the new factory will produce 600,000 12-inch electronic-grade silicon wafers per month. This will push ESW Materials' total monthly capacity to over 1.8 million pieces. The wafers will be used for high-performance memory, advanced logic chips, and high-end image sensors. The expansion is expected to give ESW a 13% global market share, ranking them first in China and among the top three globally.

The project follows a strategic timeline that began with the completion of the building's main structure on May 24, 2024. Progress will continue into the fourth quarter of 2026 when the first batch of equipment is scheduled to move into the facility. Following this setup, initial production capacity is slated to go online in the first half of 2027, ultimately paving the way for the factory to reach its full production capacity by 2030.

The expansion comes as the 12-inch silicon wafer market experiences an upward cycle driven by the explosive growth of AI and data centers. The project is a benchmark for Hubei Province's semiconductor ecosystem. It will significantly boost China's domestic supply capacity and self-reliance in high-end semiconductor substrate materials.

Please, Log in or Register to view URLs content!
Please, Log in or Register to view URLs content!
 

tokenanalyst

Lieutenant General
Registered Member
Huawei's DGGMT fab is the direct entry into high end chips. Huawei just want to fab their own Kirin/Ai chips. i don't think so they could even snatch SMIC customers coz of internal demand.

SMIC should more worried about Huahong being entered into 7nm.
I think that fab is they collaborating with SMIC, if I not mistaken.
 

tokenanalyst

Lieutenant General
Registered Member
possible as Huawei and SMIC closely working on Kirin chips. Huawei also has own FinFet patented technology.. information is very scare about this DGGMT fab but Sicarrier played a prime role.
You have to be careful because a lot of these information is Western media crap and speculation in China social media.
Huawei is getting into semiconductor manufacturing, there is no doubt about that, but i don't think they have the experience yet to get into very advanced IC manufacturing by their own, so my logic tells me that they are partnering with other sanctioned companies to overcome challenges. They have make investment across the entire semiconductor industry to secure their supply chain.
 

sunnymaxi

Colonel
Registered Member
You have to be careful because a lot of these information is Western media crap and speculation in China social media.
Huawei is getting into semiconductor manufacturing, there is no doubt about that, but i don't think they have the experience yet to get into very advanced IC manufacturing by their own, so my logic tells me that they are partnering with other sanctioned companies to overcome challenges. They have make investment across the entire semiconductor industry to secure their supply chain.
yeah. do you think Huawei will fab this new ''Logicfolding'' architecture on SMIC advance nodes. need more advanced Non-Litho tools especially Bonding equipment. as per the presentation from this year Huawei will start to implement this new architecture.
 

tokenanalyst

Lieutenant General
Registered Member
yeah. do you think Huawei will fab this new ''Logicfolding'' architecture on SMIC advance nodes.
very likely
need more advanced Non-Litho tools especially Bonding equipment. as per the presentation from this year Huawei will start to implement this new architecture.
Looks like that other companies, like AMEC, Naura and others have caught up, especially in the deposition department and Piotech and ISabers have caught up in the HB department.

Please, Log in or Register to view URLs content!
Please, Log in or Register to view URLs content!

Like I said before it seems that very likely that they will complement with SiCarrier whatever area they lack or they don't feel comfortable in the performance
 

tphuang

General
Staff member
Super Moderator
VIP Professional
Registered Member


Some very interesting things here:
The fact that both 2026 & 2027 Kirin here have already reached Silicon stage would indicate they both use the existing N+3 process that is likely firmed up from the one for 2025. Kirin 9050 (the version given prior to today's talk) was always described as some advanced 3D IC that is a significant upgrade for Huawei.

If we just use increasing density level from 155 to 252, that is 62.6% increase in density. That's effectively the gain from 2D to 3D.

They said this initial logic folding is deliberately conservative, along just critical path,
The hybrid-bonding pitch reached 1.5 um (1.5-micrometer pitch) and already verified on phone chip. This is interesting because it's essentially saying that the reduced signal routing (you can go in another axis now) mean that so much less heat is generated that sandwiched layers aren't having excessive heating concerns.

But other important part:
Addresses lower yield issues that SMIC might have through redundancy
SRAM can operate at higher frequency (so SRAM scaling issues aren't a concern if you can turn them 3D)
Since you have more silicon to work with, dark silicons are less of an issue.
 
Top